VLSI Architectures for Reed–Solomon Codes: Classic, Nested, Coupled, and Beyond
نویسندگان
چکیده
منابع مشابه
VLSI architectures for turbo codes
A great interest has been gained in recent years by a new error-correcting code technique, known as “turbo coding,” which has been proven to offer performance closer to the Shannon’s limit than traditional concatenated codes. In this paper, several very large scale integration (VLSI) architectures suitable for turbo decoder implementation are proposed and compared in terms of complexity and per...
متن کاملParallel Vlsi Architectures for a Class of Ldpc Codes
This paper presents high-performance encoder and decoder architectures for a class of Low Density Parity Check (LDPC) codes. The codes considered here are based on the Parallelly Concatenated Parity Check encoder structure. A major advantage of these codes is that the generator matrix and the parity check matrix are both sparse, which leads to efficient VLSI implementations for the encoder and ...
متن کاملAn Exact Solution for Classic Coupled Thermoporoelasticity in Axisymmetric Cylinder
In this paper, the classic coupled poro-thermoelasticity model of hollow and solid cylinders under radial symmetric loading condition is considered. A full analytical method is used and an exact unique solution of the classic coupled equations is presented. The thermal and pressure boundary conditions, the body force, the heat source and the injected volume rate per unit volume of a distribute ...
متن کاملAn Exact Solution for Classic Coupled Thermoporoelasticity in Cylindrical Coordinates
In this paper the classic coupled thermoporoelasticity model of hollow and solid cylinders under radial symmetric loading condition (r, t) is considered. A full analytical method is used and an exact unique solution of the classic coupled equations is presented. The thermal and pressure boundary conditions, the body force, the heat source, and the injected volume rate per unit volume of a distr...
متن کاملVLSI Architectures for Layered Decoding for Irregular LDPC Codes of IEEE 802.11n
We present a new multi-rate architecture for decoding block LDPC codes in IEEE 802.11n standard. The proposed architecture utilizes the value-reuse property of offset min-sum, block-serial scheduling of computations and turbo decoding message passing algorithm. Techniques of data-forwarding and out-of-order processing are used to deal with the irregularity of the codes. The decoder has the foll...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Open Journal of Circuits and Systems
سال: 2020
ISSN: 2644-1225
DOI: 10.1109/ojcas.2020.3019403